Ansys HFSS and Circuit Synergy

Share:
Check out the recorded webinar

Using Circuit Instead of RLC Boundaries to Optimize Passives and Dramatically Speed up HFSS simulations

Join us for this KETIV Virtual Academy session where Ansys Application Engineer, Graham Stevens introduces a method to substitute the use of lumped ports in place of passive RLC Boundaries to allow modeling and optimization of passives within the Circuit tool rather than as part of an HFSS model. Optimizing passive values outside HFSS can significantly speed up simulations that use passive components.

Session Presenters

Graham Stevens

Application Engineer, Simulation

Graham Stevens is a certified ANSYS Application Engineer (AE) and has been designing new products for over 25 years.  His focus is on bringing products from the laboratory into production and cost reduction, and serves as a simulation AE for low frequency and high frequency electronics, electronics cooling and reliability, optics, optimization, and multi-physics.  He has a B.S. in Physics, and a Masters in Manufacturing Engineering

  			  
  		

More Upcoming Events

            
            
Thursday
26
June
10:00am PDT
Online

Ansys Thermal Desktop: A Step-by-Step Installation Guide

Webinar Details
            
            
Thursday
3
July
10:00am PDT
Online

Exploring What’s New in AutoCAD Plant 3D 2026 – Part II

Webinar Details
            
            
Thursday
10
July
10:00am PDT
Online

Automation Accelerators: Build Your Own Visual Studio Templates & Snippets for Autodesk Add-ins

Webinar Details
            
            
Thursday
17
July
10:00am PDT
Online

Add Value with 3 Simple Fusion Manage Use-Cases

Webinar Details
            
            
Thursday
24
July
10:00am PDT
Online

Tips and Tricks to Improve AutoCAD Plant 3D and P&ID Project Workflows

Webinar Details